

FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5

Table I : Summary using on-chip termination schemes

	Fig. 3	Fig. 4	Fig. 5	External Impedance option	LVPECL SPEC
VDDIO	2.5v	2.5v	3.3v	3.3v	
output impedance up	50 ohm	20 ohm	100 ohm	100 ohm	
output impedance down	50 ohm	100 ohm	100 ohm	100 ohm	
Differential Impedance	Internal 100 ohm	Internal 100 ohm	Internal 100 ohm	External 200 ohm	
I_t	16.7mA	14.7mA	13.2mA	12.4mA	
I_r	8.35mA	7.35mA	6.6mA	4.1mA	
I_d	8.35mA	7.35mA	6.6mA	8.3mA	
V_{oh}	1.670v	2.206v	1.980v	2.06v	1.975v - 2.720v
V_{ol}	0.835v	1.470v	1.320v	1.24v	1.190v - 1.980v
V_{od}	0.835v	0.740v	0.660v	0.830v	0.600v - 1.000v
V_{cm}	1.250v	1.838v	1.650v	1.65v	1.582v - 2.350v
driver power $V_{DDIO} \cdot I_t$	41.8mW	36.8mW	43.6mW	40.9mW	

FIG. 6

TABLE II			
ELEMENT	Fig. 3	Fig. 4	Fig. 5
RT1	50 ohms	20 ohms	100 ohms
RT2	50 ohms	100 ohms	100 ohms
RC1	50 ohms	20 ohms	100 ohms
RC2	50 ohms	100 ohms	100 ohms
RDT	50 ohms	50 ohms	50 ohms
RDC	50 ohms	50 ohms	50 ohms
VT1	2.5V	2.5V	3.3V
VC1	2.5V	2.5V	3.3V
VT2	0V	0V	0V
VC2	0V	0V	0V

FIG. 7




FIG. 8




FIG. 9